Design of Lookup Table using Quaternary Logic in Voltage Mode Standard CMOS Circuit
نویسندگان
چکیده
منابع مشابه
Quaternary Logic Look up Table for Cmos Circuits
Interconnections are increasingly one of the dominant contributors to delay, area and energy consumption in CMOS digital circuits now a days. Multiple Valued Logic (MVL) can decrease the average power required for level transitions and also the number of required interconnections are reduced. So the impact of interconnections on overall energy consumption is reduced. In this paper, a quaternary...
متن کاملReliable Circuit Techniques for Low-Voltage Analog Design in Deep Submicron Standard CMOS: A Tutorial
We present in this paper an overview of circuit techniques dedicated to design reliable low-voltage (1-V and below) analog functions in deep submicron standard CMOS processes. The challenges of designing such low-voltage and reliable analog building blocks are addressed both at circuit and physical layout levels. State-ofthe-art circuit topologies and techniques (input level shifting, bulk and ...
متن کاملDesign and Implementation of Domino Logic Circuit in CMOS
Domino logic is a CMOS-based evolution of the dynamic logic techniques. It allows a rail-to-rail logic swing. It was developed to speed up circuits. In integrated circuit design, dynamic logic (or sometimes clocked logic) is a design methodology in combinatorial logic circuits, particularly those implemented in MOS technology. This work is oriented towards implementing the domino logic circuits...
متن کاملLow-power Design of Adiabatic Dynamic CMOS Logic using Parasitic Capacitance of 0.18μm Standard CMOS Model
In this paper, the influence on the load capacitance value of the adiabatic dynamic CMOS logic (ADCL) is examined. The adiabatic operation and reduction effect of power consumption are confirmed using LTspice with 0.18μm standard MOS model. Furthermore, the 3-bit digital PWM using ADCL without voltage holding capacitance (CS) was simulated for the organic light emitting diodes (OLEDs) dimming s...
متن کاملDesign and Analysis of Conventional and Ratioed Cmos Logic Circuit
This paper compares the ratioed logic circuits and conventional CMOS design. This comparison performed on efficient CMOS circuit realizations and the ratioed logic circuits and it is resulted in to superiority of ratioed circuit over the conventional CMOS in some cases with respect to area, input capacitance. In this paper, 4-input NAND gate is designed using the conventional CMOS design and ps...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: HELIX
سال: 2018
ISSN: 2277-3495,2319-5592
DOI: 10.29042/2018-3792-3796